ApproSync

Approximate State Synchronization

for Programmable Networks

Xiang Chen, Qun Huang, Dong Zhang, Haifeng Zhou, Chunming Wu



















State: Historical Packet Processing Information


e.g., Count-Min Sketch running on a Tofino switch



State = Set of counter values; A state value = A counter value



State Sync: Making States in CP and DP Consistent



Background | Problems | Challenges | Design | Evaluation | Summary


Data Plane States (in switch ASICs)

Data Plane (DP) Programmable Switches

Packets



State Sync: Making States in CP and DP Consistent





Requirements


complete state sync within a small time 2. High accuracy for apps to make correct decisions

- 1. Low latency for latency-sensitive apps (e.g., Anomaly Detect)

 - minimize state divergence (i.e., difference) between CP and DP



Limitations of Existing Solutions (Switch OS**)** High Latency in Switch OS



Background | Problems | Challenges | Design | Evaluation | Summary


Sync state values via PCIe and TCP

- PCIe and TCP bandwidth <100 Gbps
- Transfer all state updates

High resource consumption >> 100 Gbps



Limitations of Existing Solutions (Switch OS) Collect 2¹⁶ counter values via OS of a Tofino switch




Background | **Problems** | Challenges | Design | Evaluation | Summary

Our benchmark: >10s latency



Limitations of Existing Solutions (Traffic Mirroring**)**

State Loss in Traffic Mirroring



Background | **Problems** | Challenges | Design | Evaluation | Summary


Mirror state values to CP

Low latency via bypassing switch OS

State Loss due to limited link capacity



Limitations of Existing Solutions (Traffic Mirroring**)** Collect 2¹⁶ state values under 40-120 Gbps input traffic rate



(Use a 40 Gbps link for state transfer)


Background | **Problems** | Challenges | Design | Evaluation | Summary

Our benchmark: up to 60% State Loss



Impact on Applications (Heavy Hitter Detection**)**

Collect a hash table with 2¹⁶ entries from a Tofino switch



(a) Impact of High Latency

High Latency and State Loss seriously affects App accuracy

Background | Problems | Challenges | Design | Evaluation | Summary

(b) Impact of State Loss



Can we achieve both Low Latency and High Accuracy?

Low Latency: OS bypassing

Background | Problems | Challenges | Design | Evaluation | Summary

Sync states between switch ASICs and CP (w/o invoking OS)



Can we achieve both Low Latency and High Accuracy? Low Latency: OS bypassing Sync states between switch ASICs and CP (w/o invoking OS) High Accuracy State loss due to limited link capacity (tens of Gbps) Switch limitations (e.g., <10 MB memory) **Challenge:** How to handle state loss under limitations?




Observation

Applications often tolerate a small state divergence (e.g., <1%) e.g., DP value $v_1 = 100$; CP value $v_2 = 99$; div rate = $|v_1-v_2|/v_1 \times 100\% = 1\%$

Background | Problems | Challenges | Design | Evaluation | Summary

11

Observation



- Applications often tolerate a small state divergence (e.g., <1%)
- e.g., DP value $v_1 = 100$; CP value $v_2 = 99$; div rate = $|v_1-v_2|/v_1 \times 100\% = 1\%$
- For heavy hitter, UDP flood, and superspreader detection:


1. Bypass switch OS → Low Latency \rightarrow No State Loss \rightarrow High Accuracy high latency full accuracy switch OS

- 2. Allow a small divergence (err) \rightarrow Low Resource Consumption
 - low latency low latency high accuracy low accuracy traffic mirroring **ApproSync**



Design#1: Hash Table in Switch ASIC

1. Aggregate state updates with same locations



Background | Problems | Challenges | Design | Evaluation | Summary


loc val Update#1: ((1,1), 1) - Change value in (1,1) to 1 Update#2: ((1,1), 2) - Change value in (1,1) to 2





Design#1: Hash Table in Switch ASIC

1. Aggregate state updates with same locations



Background | Problems | Challenges | Design | Evaluation | Summary


loc val If send all updates Update#1: ((1,1), 1) Update#2: ((1,1), 2) link saturation, state loss






Design#1: Hash Table in Switch ASIC

1. Aggregate state updates with same locations




- loc val If send all updates Update#1: ((1,1), 1) link saturation, state loss Update#2: ((1,1), 2) Aggregation by Hash Table Send to CP Aggregated Update: ((1,1), 2)



ApproSync — **Approximate State Sync** Design#1: Hash Table in Switch ASIC 1. Aggregate state updates with same locations 2. Bound state divergence between DP and CP DP value: v_1 CP value: v_2 State divergence: div = $|v_1-v_2|$ Bound div = $|v_1 - v_2| \le \text{threshold t}$



Hash Table H Loc: Co



- Val: La
- Old: Last state value sent to CP (i.e., value in CP)

Background | Problems | Challenges | Design | Evaluation | Summary


- Counter ID
- Latest state value in DP



Val:

Old:






Background | Problems | Challenges | Design | Evaluation | Summary

- Counter ID
- Latest state value in DP
- Last state value sent to CP (i.e., value in CP)
- Update **H**[1].value = 1







Old:


(div refers to state divergence)

Background | Problems | Challenges | Design | Evaluation | Summary

- Counter ID
- Latest state value in DP
- Last state value sent to CP (i.e., value in CP)
- State divergence (div) = $|Val-Old| = 1-0 = 1 \le t$
- No need to sync since div is small








- Val: La Old: La
- **H**[1].value = 2: Aggregate with previous update

Background | Problems | Challenges | Design | Evaluation | Summary

- Counter ID
- Latest state value in DP
- Last state value sent to CP (i.e., value in CP)








(div refers to state divergence)

- Counter ID
- Last state value sent to CP (i.e., value in CP)





- Takeaway#1:
- w/o Hash Table: sync all state updates
- w/ Hash Table: sync one aggregated update reduce link load by 50%
- Hash Table can reduce link load
- Takeaway#2:
- State divergence (div) \leq threshold t = 1





Design#1: Hash Table in Switch ASIC

1. Aggregate state updates with same locations

2. Allow a small state divergence to reduce link load

Design#2: Rate Control in Switch ASIC

Design#3: Reliable and Atomic State Write

Background | Problems | Challenges | Design | Evaluation | Summary

- Adaptively tune threshold t w.r.t. incoming traffic rate


Please refer to our paper :-)



Implementation

ApproSync is written in P4 language and runs on Tofino switches

Support State Read and State Write



Protocol for State Transfer

Background | Problems | Challenges | Design | Evaluation | Summary

Workflow of Switch ASIC



Testbed: Barefoot Tofino Switches + Commodity Servers


Workload: CAIDA 2018 trace, 16 stateful P4 applications

Comparison: Switch OS, Traffic Mirroring, *Flow (ATC'18)


(1) Can ApproSync achieve low latency and high accuracy?(2) Can ApproSync bring benefits to real applications?



Low-Latency State Synchronization




Order-of-Magnitude Latency Reduction






Accurate State Synchronization



Background | Problems | Challenges | Design | Evaluation | Summary




AS-Dyn = Original ApproSync



0% State Loss even w/ 200 Gbps



Performance of state r/w in 16 stateful P4 applications



Read


Background | Problems | Challenges | Design | Evaluation | Summary

Low-Latency State Sync for 16 Applications





Accuracy of Collecting 2¹⁶ Values (e.g., Count-Min Sketch)



Accurate State Sync (close to ideal situation)



Takeaways

Existing State Sync: High Latency or Low Accuracy Challenge: handle State Loss under switch limitations Observation: Apps tolerate a small state divergence ApproSync: Approximate State Sync

- (1) OS bypassing for low latency (2) Hash table for high accuracy



Thank you very much!

Xiang Chen, Qun Huang, Dong Zhang, Haifeng Zhou, Chunming Wu Email: wasdnsxchen@gmail.com Page: wasdns.github.io









Backup Slides

State Loss Example



1. State Loss → High State Divergence



Value[2] = 1


Background | Problems | Challenges | Design | Evaluation | Summary

new value=1


Controller Value[1] = 0Value[2] = 0

$link (\leq 2 values)$

1. State Loss → High State Divergence



1. State Loss → High State Divergence



Background | Problems | Challenges | Design | Evaluation | Summary

link (≤ 2 values)

2. Limitations of Switch ASIC Memory Limitation at most 10 MB RAM memory **Computation** Limitation a few memory accesses; forbid complex operations (e.g., loop) Existing methods (e.g., retransmission) are not deployable



Rate Control

Rate Control

Traffic mirroring push *every* state update to CP: Emitted rate R = T (incoming traffic rate) \rightarrow State Loss

Rate Control

Traffic mirroring push *every* state update to CP: Emitted rate R = T (incoming traffic rate) \rightarrow State Loss ApproSync uses Hash Table (threshold t): **Bound** state divergence: $div \le t$ If div > t, DP state update is sync to CP Send a update every *t* updates: $R \approx \lceil T/t \rceil$

Rate Control Emitted rate $R \approx \lceil T/t \rceil$ Link capacity (# state updates / second) M To avoid state loss: $R \leq M$ $R \approx \lceil T/t \rceil \leq M \rightarrow t \geq \lceil T/M \rceil$ ApproSync tunes $t = \lceil T/M \rceil$ Achieve minimal state divergence w/o state loss

Background | Problems | Challenges | Design | Evaluation | Summary



please refer to our paper for more details



Example of Rate Control




Threshold t = 1 (sync every update) is sufficient Link will not be saturated, so no state loss occurs

Background | Problems | Challenges | **Design** | Evaluation | Summary


$10^7 < 7.8 \times 10^7$

Example of Rate Control



 $10^8 > 7.8 \times 10^7$

Example of Rate Control



Background | Problems | Challenges | Design | Evaluation | Summary

Link capacity M

7.8×10^7 updates/s


$10^8 > 7.8 \times 10^7$

- Tune t = 2 (sync 1 update every 2 updates)
 - $10^8 > 7.8 \times 10^7 \rightarrow 10^8/t < 7.8 \times 10^7$ (t=2)
 - Avoid link overload and state loss

More Results

Evaluation

Low-Latency State Read and State Write



Background | Problems | Challenges | Design | Evaluation | Summary

Order-of-Magnitude Latency Reduction for State Write